60-50-01

Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

	UTILITY PATENT APPLICATION TRANSMITTAL (Only for new nonprovisional applications under 37 CFR 1.53(b)		PTO.
Attorney Doc	.ket No. 042390.P8456 Total Pa	ıges <u>3</u>	 U.S
First Named I	Inventor or Application Identifier Randy B. Osborne	•	 c836
	Label NoEL143564497US		— <u>0</u>
ADDRESS TO	D: Assistant Commissioner for Patents Box Patent Application Washington, D. C. 20231		
APPLICATION See MPEP cl	N ELEMENTS hapter 600 concerning utility patent application contents.		
1. <u>X</u>	Fee Transmittal Form (Submit an original, and a duplicate for fee processing)		
2. <u>X</u>	Specification (Total Pages		
3. <u>X</u>	Drawings(s) (35 USC 113) (Total Sheets)		
4	Oath or Declaration (Total Pages)		
	a Newly Executed (Original or Copy)		
	b Copy from a Prior Application (37 CFR 1.63(d)) (for Continuation/Divisional with Box 17 completed) (Note Box 5 be	elow)	
	i. <u>DELETIONS OF INVENTOR(S)</u> Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).	-	
5	Incorporation By Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated reference therein.	A	
6	Microfiche Computer Program (Appendix)		

	Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)	
	a Computer Readable Copy b Paper Copy (identical to computer copy) c Statement verifying identity of above copies	
	ACCOMPANYING APPLICATION PARTS	
8.	Assignment Papers (cover sheet & documents(s))	
9.	a. 37 CFR 3.73(b) Statement (where there is an assignee)	
	b. Power of Attorney	
10.	English Translation Document (if applicable)	
11.	a. Information Disclosure Statement (IDS)/PTO-1449	
	b. Copies of IDS Citations	
12.	Preliminary Amendment	
13.	X Return Receipt Postcard (MPEP 503) (Should be specifically itemized)	
14.	a. Small Entity Statement(s)	
	b. Statement filed in prior application, Status still proper and desired	
15.	Certified Copy of Priority Document(s) (if foreign priority is claimed)	
16.	X Other: Unexecuted Declaration and Power of Attorney For Patent Application (4 pc	e)
		<u>~_</u>
4		
17.	If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:	
	Continuation Divisional Continuation-in-part (CIP)	
	of prior application No:	
	or prior application two.	
18.	Correspondence Address	
18.		
18.	Correspondence Address Customer Number or Bar Code Label (Insert Customer No. or Attach Bar Code Label here)	
	Correspondence Address Customer Number or Bar Code Label (Insert Customer No. or Attach Bar Code Label here)	
18. X	Correspondence Address Customer Number or Bar Code Label (Insert Customer No. or Attach Bar Code Label here)	_
X	Correspondence Address Customer Number or Bar Code Label or Correspondence Address Below (Insert Customer No. or Attach Bar Code Label here)	_
	Correspondence Address Customer Number or Bar Code Label or Correspondence Address Below E Bradley J. Bereznak	_
X	Correspondence Address Customer Number or Bar Code Label or Correspondence Address Below E Bradley J. Bereznak BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP	_
X	Correspondence Address Customer Number or Bar Code Label or Correspondence Address Below E Bradley J. Bereznak	
X	Correspondence Address Customer Number or Bar Code Label or Correspondence Address Below E Bradley J. Bereznak BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP RESS 12400 Wilshire Boulevard	
X NAMI	Correspondence Address Customer Number or Bar Code Label or Correspondence Address Below E Bradley J. Bereznak BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP RESS 12400 Wilshire Boulevard	

"Express Mail" mailing label number: <u>EL143564497US</u>
Date of Deposit: September 29, 2000
I hereby certify that I am causing the foregoing transmittal, copy thereof, attached fee transmittal, copy thereof, check in the amount of \$744.00, attached specification and drawings, and an unexecuted Declaration and Power of Attorney, to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that these papers and fee have been addressed to the Assistant Commissioner for Patents, Box Patent Application, Washington, D. C. 20231
Vivian V Buijten
(Typed or printed name of person mailing paper or fee)
- Jan Jan
(Signature of person malling paper or fee)
9/29/50
(Date signed)

Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

<u> </u>	~		· .	FEE TRANSMITT	AL EOD EV	2000	
TOTAL AMOUNT OF PAYMENT (\$) \$7						\$ 744.00	
Application No.			Not '	et Assigned			
	g Date			ember 29, 2000 (Concurrer	tly Herewith)		
	Named In		Osbo	rne, R.			
	p Art Unit			et Assigned			
	niner Name			et Assigned			
Attori	ney Docke	t No	0423	90.P8456			
MET	HOD OF	PAYME	NT (ch	eck one)			
1.	 [X] The Commissioner is hereby authorized to charge indicated fees and credit any over payments to: 						
				unt Number unt Name	02-2666		
	[]	Charg	je Any A	dditional Fee Required U	nder 37 CFR 1.1	6 and 1.17	
2.	X_		ent Enc				
		<u>_X</u> _	Chec				
			Othe	y Order			
FEE	CALCUL	ATION					
1.	BASIC I	FILING	FEE				
Large	Entity	<u>Small</u>	Entity				
Fee	Fee	Fee	Fee				
Code	(\$)	Code	(\$)	Fee Description			Fee Paid
101	690	201	345	Utility application filin			690.00
106	310	206	155	Design application fili	ng fee		
107 108	480	207	240	Plant filing fee			
114	690 150	208 214	345 75	Reissue filing fee			
117	130	214	75	Provisional application	1 filing fee		
						SUBTOTAL (1)	\$_690.00
2.	EXTRA	CLAIM	FEES			Fee from	
				Extra Claims	<u>s</u>	below	Fee Paid
Total	Claims	23		-20 ** = _ 3		V 10.00	···
	endent (3	-3** = 0	-	X <u>18.00</u> X <u>78.00</u>	= <u>54.00</u>
	ple Depe			<u> </u>	-	<u>260.00</u>	_ = <u>00.00</u>
			sly paid	l, if greater; For Reissu	es, see below	200.00	· =
Large	Entity	Small I	Entity	, J	, 400 BGIOW.		
Fee	Fee	Fee	Fee				
Code	(\$)	Code	(\$)	Fee Description			
103	18	203	9	Claims in excess of 20			
102	78	202	39	Independent claims in e	xcess of 3		
104	260	204	130	Multiple dependent clair	n, if not paid		
109	78 10	209	39	**Reissue independent of	claims over origi	inal patent	
110	18	210	9	**Reissue claims in exce	ss of 20 and ov	er original pate	ent
						SUBTOTAL (2	\$ <u>54.00</u>

FEE (CALCULA	ATION (co	ntinued)			
3.	ADDITIO	NAL FEE	s			
i arge	Entity	Small E	Entity			
Fee	Fee	Fee	Fee			
Code	(\$)	Code		Foe Description		
105			(\$)	Fee Description Fee Paid		
	130	205	65	Surcharge - late filing fee or oath		
127	50	227	25	Surcharge - late provisional filing fee		
400	400			or cover sheet		
139	130	139	130	Non-English specification		
147	2,520	147	2,520	For filing a request for reexamination		
112	920*	112	920*	Requesting publication of SIR prior to Examiner action		
113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action		
115	110	215	55	Extension for response within first month		
116	380	216	190	Extension for response within second month		
117	870	217	435	Extension for response within third month		
118	1,360	218	680	Extension for response within fourth month		
128	1,850	228	925	Extension for response within fourth month Extension for response within fifth month		
119	300	219	150	Notice of Appeal		
120	300	220	150	Notice of Appeal		
121	260	220 221		Filing a brief in support of an appeal		
138			130	Request for oral hearing		
	1,510	138	1,510	Petition to institute a public use proceeding		
140	110	240	55	Petition to revive unavoidably abandoned application		
141	1,210	241	605	Petition to revive unintentionally abandoned application		
142	1,210	242	605	Utility issue fee (or reissue)		
143	430	243	215	Design issue fee		
144	5 80	244	290	Plant issue fee		
122	130	122	130			
123	50	123	50	Petitions to the Commissioner		
126	240	126	240	Petitions related to provisional applications		
581	40	581		Submission of Information Disclosure Stmt		
J0 I	40	301	40	Recording each patent assignment per		
146	600	0.40	0.45	property (times number of properties)		
140	690	246	345	For filing a submission after final rejection (see 37 CFR 1.129(a))		
149	690	249	345	For each additional invention to be examined (see 37 CFR 1.129(a))		
Other f	iee (specif	·v)		(ess s. e. i i i i i i i i i i i i i i i i i i		
	ee (specif	- –				
	(-	<i>,</i>				
				SUBTOTAL (3) \$ 00.00		
*Reduce	ed by Basic	Filing Fee	Paid			
		/				
SHRM	ITTED BY	(1)	(.			
		Α		λ		
	or Printe	d Name:	7. Brad	by J. Bereznak		
Signature Date Date 29, 2000						
кеg. N	lumber	33,474	+(-)	Deposit Account User ID		
(complete if applicable)						
			,	(

UNITED STATES PATENT APPLICATION

for

SYSTEM AND METHOD FOR IMPROVED HALF-DUPLEX BUS PERFORMANCE

Inventors:

Randy B. Osborne

Prepared by:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, LLP 12400 Wilshire Boulevard Los Angeles, CA 90025-1026 (408) 720-8598

Attorney Docket No: 42390.P8456

10

15

20

25

SYSTEM AND METHOD FOR IMPROVED HALF-DUPLEX BUS PERFORMANCE

RELATED APPLICATION

The present application is related to Serial No. 09/433,653 filed November 3, 1999 entitled, "METHOD AND APPARATUS FOR SUPPORTING MULTI-CLOCK PROPAGATION IN A COMPUTER SYSTEM HAVING POINT-TO-POINT HALF DUPLEX INTERCONNECT", which application is assigned to the assignee of the present application.

FIELD OF THE INVENTION

The present invention relates generally to the field of computer systems; more particularly, to methods and apparatus for efficient transfer of data and information between devices or agents coupled to a bus, data link, or other type of input/output (I/O) interconnect.

BACKGROUND OF THE INVENTION

Manufacturers of semiconductor devices face constant pressure to reduce the number of interconnects, especially in chipset platforms comprising multiple semiconductor devices interconnected on a common printed circuit board. Since the number of pins is a major factor in the costs of inter-chip connections, it is desirable to make such interconnects fast and narrow. This has led to the development of devices having fewer pins, and pins that can transmit signals very quickly.

One proposal addressing this problem is to utilize a half-duplex bus with distributed arbitration for I/O interconnects designed to connect I/O hubs and peripheral component interface (PCI) bridges (e.g., south bridges) to the memory hub controller (e.g., north bridge). It is well known that in a full-duplex bus, traffic can flow bi-directionally, simultaneously across separate sets of wires. A half-

042390.P8456 -1- Application

10

15

20

25

duplex bus is one in which there is a single lane of traffic (i.e., one set of wires) that is shared according to some sort of time-multiplexing scheme. A useful analogy is to think of a half-duplex bus as a single-lane bridge spanning across a river or chasm. Flagman positioned at each end signal to the other side to request ownership or use of the bridge in order to allow traffic to traverse in one direction or the other.

A common method to achieve synchronization on a half-duplex bus is via a global clock, also frequently referred to as a common or base clock. Each agent coupled to the bus usually has its own associated request signal line (REQ) used to gain ownership of the bus. Since traffic flow over the bus is always unidirectional, only one side of the bus has ownership of the bus at any given time. Each agent executes the same arbitration algorithm; asserting its request signal to convey its request to a remote agent; sampling the request signal driven by the remote agent; and then choosing which agent to grant ownership to based on the local and remote requests. Thus, in a half-duplex bus link, both ends contend for the shared bus resource.

In a typical I/O environment in which a half duplex a bus is deployed, one end of the link usually connects to a memory controller. The vast majority of traffic comprises memory reads and writes generated by devices connected to the I/O bridge and targeting the memory coupled to the memory controller. In such a system, three types of requests normally contend for ownership of the link: (1) write transfers (address plus data) upstream to the memory controller; (2) read requests (address plus size); and (3) read returns (address plus data) downstream to the requesting agent.

Data writes and read returns are very similar in that the both have a long latency and both are unidirectional "fire and forget" transfers. But a memory read operation is quite different. A successful memory read operation requires a

042390.P8456 -2- Application

complete round-trip over the bridge; that is, a read request must first travel upstream to the memory controller, where the request is serviced, followed by a return of the read data downstream back to the requesting agent.

The rate of read returns is often limited by the rate at which read requests travel upstream. Under heavy loading conditions, particularly involving many downstream read returns, there can be a long delay before traffic flow across the link is turned around to permit an upstream read request. If the latency period is too long, the memory controller will run out of pending requests, and thus experience a momentary break in the pipelining of read returns. Failure to allow a read request upstream in a timely manner can therefore result in a "bubble" in the read return traffic, with a corresponding reduction in read bandwidth.

Accordingly, what is needed is a method or protocol that permits more efficient utilization of the half-duplex bus resource.

15

5

10

042390.P8456 -3- Application

10

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be understood more fully from the detailed which follows and from the accompanying drawings, which however, should not be taken to limit the invention to the specific embodiments shown, but are for explanation and understanding only.

Figure 1 is a diagram of an interconnect system in which agents communicate information over a shared bus in accordance with one embodiment of the present invention.

Figure 2 is a timing diagram showing signal transmission across a halfduplex bus in accordance with one embodiment of the present invention.

10

15

20

25

DETAILED DESCRIPTION

An system and method for improved half-duplex bus performance under heavy loading is described. In the following description, numerous details are set forth, such as specific system configurations, algorithms, signal lines, etc., in order to provide a thorough understanding of the invention. It will be clear, however, to one skilled in the art, that these specific details may not be needed to practice the present invention.

With reference to Figure 1, there is shown an interconnect system comprising a pair of bus agents 11 and 19 (agents "A" & "B", respectively) coupled to a common bus 14. (Numeral 14 is used to denote the actual signal lines or wires used to transfer data between two agents. However, it should be understood that the term "bus" is sometimes used by practitioners to collectively denote lines 14-17; that is, all of the lines connecting the respective agents. In the context of the present discussion, each of these lines is referred to separately.) Each agent coupled to the bus executes exactly the same distributed arbitration algorithm. For example, in one embodiment, bus 14 may comprise a half-duplex bus with distributed arbitration. Each agent includes an arbiter that operates in accordance with a predetermined arbitration algorithm. In Figure 1, agent 11 includes an associated arbiter 12, and agent 19 includes an associated arbiter 18. In a typical system configuration, agent 11 may comprise a memory controller coupled to a main or cache memory, and agent 19 may comprise an I/O bridge device.

Both agents are also coupled via associated request signal lines 15 and 16. Both agents monitor these request signal lines to determine if a request signal from a remote agent has arrived. The request signals are used by the agents to gain ownership of the bus for transmission of data and information. In Figure 1 an upstream request (REQ_{up}) is made by agent 19 to gain ownership of

042390.P8456 -5- Application

10

15

20

25

bus 14 for a transfer of information in a direction from agent 19 to agent 11. Likewise, a downstream request (REQ_{dn}) is made by agent 11 to gain ownership of bus 14 for a transfer of information in a direction from agent 11 to agent 19. By way of example, agent 19 (e.g., an I/O bridge) asserts line 16 prior to sending a read request across half-duplex bus 14 to agent 11 (e.g., a memory controller). In the same manner, agent 11 would assert line 15 prior to sending data of a read return back to requesting agent 19.

Operations on bus 14 are synchronized by a common or global clock signal, i.e., GCLK, (not shown).

In accordance with one embodiment of the present invention, a preempt signal line 17 is connected between the arbitration units 12 and 18 of the two agents. (It is appreciated that the "#" symbol denotes that the preempt signal is asserted when the voltage potential or logic level of the line is low.) Preempt signal 17 is utilized in the present invention as a way for the downstream end to convey the presence of a pending read request to the upstream end. As will be described in more detail shortly, preempt signal 17 provides a way for the distributed arbiters of the upstream and downstream ends to synchronize and dynamically preempt a read return.

Under heavy loading conditions the arbiters operate according to a protocol that improves efficiency by minimizing bus turnarounds, while at the same time ensuring that enough read requests get transferred upstream in a timely manner to avoid read starvation and the resultant loss in read bandwidth. The preempt signal 17 implements the idea of a "time-slice", wherein bus traffic from the upstream to the downstream end of the bus bridge is occasionally interrupted to allow read requests to cross the bridge, thereby ensuring that the bus does not go idle due to read starvation.

042390.P8456 -6- Application

10

15

20

25

The present invention is not limited to a time-slice of a particular duration. In other words, the time-slice can vary depending on system considerations. For example, the preempt signal may be used to implement a time-slice which immediately and interrupts traffic flow over the bus bridge to allow a read request across the bus in the opposite direction as soon as it appears at one end of the bus. This example represents an extreme case, since granting read requests in this manner would produce a large number of bus turnarounds, i.e., reversing the direction of bus traffic, which would result in an inefficient utilization of the bus resource. At the other extreme, is the case where the time slice is intentionally made very long. But the problem with making the time slice too long is that it leads to the starvation problem previously discussed. That is, if the time slice is very large, there is a risk that the bridge will become idle due to not enough pending read requests being serviced by the memory controller for downstream return across the bus bridge. Therefore, the present invention achieves optimized utilization of the bus by a preemption algorithm that balances the foregoing concerns for a particular system application.

Note that if only memory writes were transmitted from both directions it would make sense to make the time-slice the very long since writes are not sensitive to latency and they are not round-trip transactions.

The preempt signal provides the arbiter associated with the agent at one end of the bus with additional information regarding the request type pending at the opposite end. In the example of Figure 1, preempt signal 17 is asserted by agent 19 when it has a read request waiting to be sent over the bus bridge. Arbiter 12 associated with agent 11 can respond to preempt signal 17 in a number of different ways, depending on the particular preemption algorithm being implemented. For instance, arbiter 12 may determine that the number of requests pending is below a certain number, warranting that it relinquish its

042390.P8456 -7- Application

10

15

20

25

current ownership of the bus to the remote agent. The key concept is that the preemption signal provides information to a remote agent regarding a pending read request at the opposite end of the unidirectional bus. Depending on the number of requests the remote agent is currently servicing or that it has queued for delivery downstream across the bus, that agent can decide to interrupt the stream of downstream traffic going over the bus.

A wired-OR signal connection, or its equivalent, is one possible way of identifying a pending request at the downstream end as a read request for which preemption is to occur. To determine if the starvation may occur, the upstream end examines the queue of read requests sent from the downstream end that is awaiting service by the memory controller. If the queue is below the predetermined threshold, e.g., empty, then read starvation may occur. In response, the upstream arbiter can elect a suitable point at which to preempt the read return, e.g., at a cacheline boundary. To synchronize the downstream arbiter to the same preemption point, the upstream arbiter removes (i.e., deasserts) its request signal. Upon observing the upstream end's request signal being de-asserted, the downstream arbiter considers the read return terminated and agrees to turnaround the direction of traffic flow on the bus.

It should be understood that the preemption mechanism may comprise more than a single wire or signal. The specific way that the preemption mechanism is implemented is not essential to the present invention. Rather, the important concept involves the use of the preemption mechanism to signal the type of request that is pending at the opposite end of the link for the purpose of solving the problem of read starvation.

To recapitulate, the preempt signal is asserted when there are a certain number of read requests queued up at one end of the bus bridge (assuming that the agent at that end does not presently have ownership of the bus). The

10

15

20

25

preempt signal is asserted to notify the remote agent at the other end of the bus (via the preemption algorithm) that there are a number of read requests pending to be sent across the bus in the opposite direction. The upstream agent receiving the preempt signal examines the traffic loading at its end in determine whether it is appropriate to relinquish ownership of the bus to allow a number of read requests across the bus in the opposite direction to avoid read starvation. After a number of read requests have been sent across the bus in the upstream direction, the upstream agent may then request ownership of the bus to once again send read return data downstream to the remote agent.

Note that the control algorithm may vary; for example, the downstream agent can make its own decision about what type of traffic to send over the bus after it asserts the preemption signal. Likewise, the upstream agent may decide to only allow a certain number of read requests to cross the bridge following the preemption request. For example, the downstream end may try to make the time-slice long by sending over all of its pending read requests along with several writes in order to amortize the turnaround penalty. It is appreciated that this is simply an implementation detail that may be parameterized utilizing an ordinary time-slice counter. For instance a certain number of clocks may be loaded into the counter to set the duration of time-slice.

Figure 2 is an exemplary timing diagram that illustrates how the downstream agent may preempt the upstream agent's return of read data. In the example of Figure 2, the preempt signal is a unidirectional signal having a direction opposite to the direction data is currently flowing across the bus. For example, if traffic is flowing from agent "A" to agent "B", the preempt signal is only allowed in the opposite direction; namely, from agent "B" to agent "A". In this example, there is a one clock delay before the preempt signal can be asserted following a turnaround of data flow across the bus.

042390.P8456 -9- Application

10

15

20

25

Viewing Figure 2 in conjunction with Figure 1, it can be seen that the internal logic of arbiter 18 first recognizes that it has a read request to be sent upstream between clock edges CLK₀ and CLK₁. At clock edge CLK₀ agent 11 has ownership of bus 14 and is sending read return data downstream to agent 19 via bus wires PD. This is evident by the high level of REQ_{dn} and the presence of read return data on wires PD in Figure 2. In the following clock period, between clock edges CLK₁ and CLK₂, the REQ_{up} signal is asserted by raising signal line 16 to a logical high level. In the same clock period PREEMPT# is asserted low by agent 19 to notify agent 11 that it has a pending read request. In this case, the high-to-low transition of PREEMPT# is triggered by sampling both REQ_{dn} and REQ_{up(internal)} high at the rising edge of CLK₁.

Agent 11 samples REQ_{up} and PREEMPT# at the rising edge of CLK₂. In response, arbiter 12 de-asserts REQ_{dn} and terminates read return traffic flow to initiate a turnaround in the direction of traffic flow on bus 14. The turnaround occurs between clock edges CLK₃ and CLK₄. As explained earlier, the particular preemption algorithm being implemented by arbiter 12 determines the exact time when the upstream end relinquishes ownership of the bus.

At clock edge CLK₄ the downstream end (agent 19) gains ownership of the bus and begins transmitting its read request to the upstream end over the PD signal lines. Arbiter 18 grants ownership of the bus back to the upstream end between clock edges CLK₆ and CLK₇ by de-asserting REQ_{up}, whereupon the upstream end (agent 11) once again begins sending read return data across bus 14 commencing at CLK₆. (Note that the downstream agent sampled REQ_{dn} high at the rising edge of CLK₄.)

In the case where the transmitting agent sends header information within a given base clock signal, parity information encoded using a header parity function is sent on the parity signal lines. (Practitioners familiar in the art will

042390.P8456 -10- Application

10

appreciate that within each common or base clock, which is used solely for synchronization, there is usually a data clock which run significantly faster, e.g., 4x, 8x, etc.).

It should be appreciated that the preempt signal could be implemented and any one of a number of different ways. In one embodiment, the preempt signal could be implemented as a single wire that is always owned by the downstream agent. In another embodiment, the signal may be implemented to allow for two-way preemption; e.g., where agent "A" may preempt agent "B" and vice-versa. The illustrations of Figures 1 and 2 should therefore not be considered to limit the scope of the present invention.

042390.P8456 -11- Application

CLAIMS

I claim:

1	 A method of operation for a half-duplex bus comprising:
2	asserting a preempt signal by a first agent to indicate that the first agent
3	has a read request pending for transmission over the half-duplex bus;
4	sampling the preempt signal by a second agent; and
5	relinquishing ownership of the half-duplex bus by the second agent
6	responsive to the preempt signal.

- 1 2. The method of claim 1 further comprising:
- sending the read request over the half-duplex bus from the first agent to the second agent.
- The method of claim 1 further comprising:
 returning ownership of the half-duplex bus back to the second agent;
 sending read data over a the half-duplex bus from the second agent to the
 first agent.
- 4. The method of claim 3 wherein the read data is associated with the read request.
- 5. The method of claim 1 wherein the second agent comprises a memory controller.
- 1 6. The method of claim 1 wherein the first agent comprises an input/output 2 device.

1	7.	A method of operation for a half-duplex bus comprising:
2		sending a read return over the half-duplex bus from a first agent to a
3	secon	d agent;
4		signaling the first agent by the second agent that the second agent has a
5	read r	equest pending;
6		electing by the first agent a suitable point at which to preempt the read
7	return	•
8		granting ownership of the half-duplex bus to the second agent;
9		sending the read request from the second agent to the first agent over the
10	half-d	uplex bus; and
11		returning ownership of the half-duplex bus to the first agent.
1	8.	The method of claim 7 wherein the signaling step comprises:
2		asserting a request signal and a preempt signal by the second agent;
3		sampling the request signal and the preempt signal by the first agent.
1	9.	The method of claim 7 further comprising:
2		determining by the first agent that a threshold indicative of imminent read

1 10. The method of claim 7 wherein the suitable point comprises a cacheline 2 boundary.

starvation has been exceeded.

1 11. The method of claim 7 wherein the granting ownership and returning ownership steps comprise a one clock period turnaround.

read request.

12. 1 The method of claim 7 wherein the first agent comprises a memory 2 controller. 1 13. The method of claim 12 wherein the second agent comprises an 2 input/output bridge device. 1 14. The method of claim 7 wherein the second agent includes an arbiter that 2 executes an arbitration protocol. 1 15. The method of claim 14 wherein the arbiter of the first agent also 2 executes a preemption algorithm to elect the suitable point. 1 16. A computer system comprising: 2 a half-duplex bus; 3 first and second agents coupled to the half-duplex bus, each having an 4 arbiter that follows an algorithm to determine ownership of the half-duplex bus; 5 first and second request lines coupled between the first and second 6 agents, the first request line being asserted by the first agent to request 7 ownership of the half-duplex bus from the second agent, and the second request 8 line being asserted by the second agent to request ownership of the half-duplex 9 bus from the first agent in accordance with the algorithm; and 10 a preempt signal that is asserted by the second agent to indicate to the 11 first agent that the second agent has a certain type of request pending. 1 17. The computer system of claim 16 wherein the certain type of request is a

- 1 18. The computer system of claim 17 wherein the second agent asserts the 2 preempt signal during a current read return from the first agent to the second
- 3 agent.
- 1 19. The computer system of claim 18 wherein the arbiter of the first agent
- 2 responds to the preempt signal in accordance with a preemption algorithm that
- 3 determines a suitable point to relinquish ownership of the half-duplex bus to the
- 4 second agent.
- 1 20. The computer system of claim 19 wherein the suitable point comprises a
- 2 cacheline boundary.
- 1 21. The computer system of claim 16 wherein the first agent comprises a
- 2 memory controller.
- 1 22. The computer system of claim 21 wherein the second agent comprises
- 2 an input/output device.
- 1 23. The computer system of claim 19 wherein execution of the preemption
- 2 algorithm by the arbiter of the first agent causes the first agent to determine
- 3 whether a queue of read requests awaiting service by the first agent is below a
- 4 predetermined threshold.

ABSTRACT OF THE DISCLOSURE

A method for dynamic preemption of read returns over a half-duplex bus during heavy loading conditions involves asserting a preempt signal by a first agent to indicate that the first agent has a read request pending for transmission over the half-duplex bus. A second agent then samples the preempt signal sent by the first agent. The second agent relinquishes ownership of the half-duplex bus responsive to the preempt signal to allow the read request to be sent across the half-duplex bus.

042390.P8456 -16- Application




FIG. 1




FIG. 2

Attorney's Docket No.: 042390.P8456 PATENT

<u>DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION</u> (FOR INTEL CORPORATION PATENT APPLICATIONS)

As a below named inventor, I hereby declare that:

the specification of which

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

SYSTEM AND METHOD FOR IMPROVED HALF-DUPLEX BUS PERFORMANCE

is attached hereto.

was filed on _______ as
United States Application Number ______
or PCT International Application Number_____
and was amended on ______.

(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)		<u>Claimed</u>	
(Number)	(Country)	(Day/Month/Year Filed)	Yes No

I hereby claim the be provisional applicatio		ited States C	ode, Section 119(e	e) of any United States	
Application Numbe	r Filir	g Date	-		
Application Numbe	r Filir	g Date	-		
application(s) listed b is not disclosed in the of Title 35, United Sta known to me to be m Section 1.56 which be	e prior United States ap ates Code, Section 112 aterial to patentability a	e subject ma oplication in the c, I acknowled as defined in en the filing o	tter of each of the ne manner provide Ige the duty to disc Fitle 37, Code of F	claims of this application d by the first paragraph close all information	
Application Number	er Filir	g Date	Status pa p	tented, ending, abandoned	
Application Number	er Filir	g Date	Status pa	tented, ending, abandoned	
part of this document substitution and revo) as my respective pate	ent attorneys	and patent agents	rated by reference and a s, with full power of business in the Patent	
ZAFMAN LLP, 12400 telephone calls to	(Name of Attori	ney or Agent 7th Floor, Lo)	SOKOLOFF, TAYLOR & ornia 90025 and direct	
I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.					
Full Name of Sole/Fir	st Inventor <u>Randy B.</u>	, Osborne			
Inventor's Signature Date					
Residence	Beaverton, Oregon (City, State)		Citizenship	Canada (Country)	
Post Office Address _	,	t 06			

APPENDIX A

William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. P42,261; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Lisa N. Benado, Reg. No. 39,995; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; R. Alan Burnett, Reg. No. 46,149; Gregory D. Caldwell, Reg. No. 39,926; Andrew C. Chen, Reg. No. 43.544: Thomas M. Coester, Reg. No. 39.637: Donna Jo Coningsby, Reg. No. 41,684; Dennis M. deGuzman, Reg. No. 41,702; Stephen M. De Klerk, Reg. No. P46,503; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Sanjeet Dutta, Reg. No. P46,145; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; George Fountain, Reg. No. 37,374; James Y. Go, Reg. No. 40,621; Libby N. Ho, Reg. No. P46,774; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. P41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Walter T. Kim, Reg. No. 42,731; Eric T. King, Reg. No. 44,188; George Brian Leavell, Reg. No. 45,436; Kurt P. Levendecker, Reg. No. 42,799; Gordon R. Lindeen III, Reg. No. 33,192; Jan Carol Little, Reg. No. 41,181; Joseph Lutz, Reg. No. 43,765; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Clive D. Menezes, Reg. No. 45,493; Chun M. Ng. Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Daniel E. Ovanezian, Reg. No. 41,236; Kenneth B. Paley, Reg. No. 38,989; Marina Portnova, Reg. No. P45,750; William F. Ryann, Reg. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; Joseph A. Twarowski, Reg. No. 42,191; Tom Van Zandt, Reg. No. 43,219; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Mark L. Watson, Reg. No. P46,322; Thomas C. Webster, Reg. No. P46,154; Steven D. Yates, Reg. No. 42,242; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Firasat Ali, Reg. No. 45,715; and Justin M. Dillon. Reg. No. 42,486; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and Alan K. Aldous, Reg. No. 31,905; Edward R. Brake, Reg. No. 37,784; Ben Burge, Reg. No. 42,372; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg No. 39,973; John N. Greaves, Reg. No. 40,362; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Peter Lam, Reg. No. 44,855; Charles A. Mirho, Reg. No. 41,199; Leo V. Novakoski, Reg. No. 37,198; Thomas C. Reynolds, Reg. No. 32,488; Kenneth M. Seddon, Reg. No. 43,105; Mark Seeley, Reg. No. 32,299; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Gene I. Su, Reg. No. 45,140; Calvin E. Wells, Reg. No. P43,256, Raymond J. Werner, Reg. No. 34,752; Robert G. Winkle, Reg. No. 37,474; and Charles K. Young, Reg. No. 39,435; my patent attorneys, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

APPENDIX B

Title 37, Code of Federal Regulations, Section 1.56 Duty to Disclose Information Material to Patentability

- (a) A patent by its very nature is affected with a public interest. The public interest is best served. and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclosure all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:
 - (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made or record in the application, and
- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
 - (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

- (c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:
 - (1) Each inventor named in the application;
 - (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.